Job Description
Job Description:
Check below to see if you have what is needed for this opportunity, and if so, make an application asap.
Role: Senior IP Design EngineerType: ContractLocation: Belfast, UK Hybrid
Job details: Design high-performance IP targeting FPGA/Adaptive SoC technology using SystemVerilog RTL. Deliver synthesis-ready designs meeting timing and integration requirements.
Key Skills:SystemVerilog RTL design100Gb Ethernet, PCIe Gen5, AMBA/AXIDeep understanding of FPGA/Adaptive xbpsjku SoC design flow including P&R and timing closureVivado/Vitis expertisePython/Tcl scriptingGit & CI/CD experience
Ready to Apply?
Don't miss this opportunity! Apply now and join our team.
Job Details
Posted Date:
March 18, 2026
Job Type:
Construction
Location:
United Kingdom
Company:
Infoplus Technologies UK Ltd
Ready to Apply?
Don't miss this opportunity! Apply now and join our team.