Hardware Verification Engineer - Hybrid Working

Hardware Verification Engineer - Hybrid Working My Client in Paris, France is looking for a Hardware Verification Engineer.

Responsibilities

Analyze architecture specifications

Propose, estimate the cost, and implement a validation strategy for new features within a complete system using the UVM methodology

Extend the test suite and propose new configurations to validate new features

Update the testbench generation engine to support new features or the latest versions of VIPs, simulators, and compilation tools

Monitor regressions, debug tests, and automate reporting of various coverage metrics (code, functional)

Provide support and resolve internal and customer tickets (reported by AEs)

Improve the verification environment: flow, process, performance, etc.

Qualifications

8+ years or more experience in digital circuit design and verification.

Verification workflow improvement

RTL test bench creation and debugging expertise, using UVM methodology.

Experience of integrating vendor-supplied VIPs for unit and system level verification.

Experience with Arm AMBA protocols

Master’s degree ou Doctorat in engineering or computer science

Apply Now for Immediate Consideration.

Seniority level

Mid-Senior level

Employment type

Full-time

Job function

Semiconductor Manufacturing and Appliances, Electrical, and Electronics Manufacturing

#J-18808-Ljbffr